The demonstration of nonlinear analytic model for the strain field induced by thermal copper filled TSVs (through silicon via)
![RF characterization and modelling of high density Through Silicon Vias for 3D chip stacking - ScienceDirect RF characterization and modelling of high density Through Silicon Vias for 3D chip stacking - ScienceDirect](https://ars.els-cdn.com/content/image/1-s2.0-S0167931709005620-gr12.jpg)
RF characterization and modelling of high density Through Silicon Vias for 3D chip stacking - ScienceDirect
The reduction of keep-out zone (∼10×) by the optimized novel trench structures near the through silicon vias for the applicat
![Parasitic effects of air-gap through-silicon vias in high-speed three-dimensional integrated circuits Parasitic effects of air-gap through-silicon vias in high-speed three-dimensional integrated circuits](http://cpb.iphy.ac.cn/article/2016/1857/cpb_25_11_118401/cpb161138f2_hr.jpg)